


# WARP FPGA Board







Rev 1.1 - December 2005


Patrick Murphy

## Schematic Pages:


- 1 - Table of Contents
- 2 - Clocks
- 3 - FPGA I/O Banks 0-1 (Debug & Sysace MP I/O)
- 4 - FPGA I/O Banks 2-3 (Radios 0-1)
- 5 - FPGA I/O Banks 4-5 (SRAMs & User I/O)
- 6 - FPGA I/O Banks 6-7 (Radios 2-3)
- 7 - FPGA JTAG, Configuration & Temperature
- 8 - FPGA Multi-Gigabit Transceivers
- 9 - FPGA Power & P70-only pins
- 10 - Power Regulators
- 11 - Radio Board Headers (0-1)
- 12 - Radio Board Headers (2-3)
- 13 - SRAMs
- 14 - System ACE CF (FPGA Configuration)
- 15 - Bypass Caps
- 16 - Ethernet PHY

Rice University	
Title WARP FPGA Board	
Description Table of Contents	Rev 1.1
Date: Thursday, December 15, 2005	Sheet 1 of 16



















OVERTEMPn and ALERTn should be pulled up by the FPGA IOBs

- 3 FAN\_CTRL\_OVERTEMPn <<< FAN\_CTRL\_OVERTEMPn
- 6 FAN\_CTRL\_ALERTn <<< FAN\_CTRL\_ALERTn
- 6 FAN\_CTRL\_SPI\_CSn <<< FAN\_CTRL\_SPI\_CSn
- 3 FAN\_CTRL\_SPI\_SDI <<< FAN\_CTRL\_SPI\_SDI
- 3 FAN\_CTRL\_SPI\_SDO <<< FAN\_CTRL\_SPI\_SDO
- 6 FAN\_CTRL\_SPI\_SCL <<< FAN\_CTRL\_SPI\_SCL


Jumper to force fan to full speed all the time

Rice University		
Title WARP FPGA Board		
Description FPGA JTAG, Configuration & Temperature Control		Rev 1.1
Date: Thursday, December 15, 2005	Sheet 7 of 16	

Notes:  
 MGTB\_AGNND: Analog ground for bottom edge MGTS  
 MGTG\_AGNND: Analog ground for top edge MGTS  
 MGT\_2.5v: Dedicated MGT power supply  
 MGT\_VTR\_x: MGT Rx termination voltage  
 (tied to MGT\_2.5v for DC coupling, 1.8v for AC)











No Connects


Rice University		
Title WARP FPGA Board		
Description FPGA Power & P70-only Pins		Rev 1.1
Date:	Thursday, December 15, 2005	Sheet 9 of 16








Reset Time (sec) =  $C \cdot I_{3} \cdot 10^4$   
 $2.2\mu F \rightarrow 26ms$  reset pulse



Power LEDs (set for approx. 10mA)




Test Points




### FPGA MGT Power


Rice University		
Title WARP FPGA Board		
Description Power Regulators		Rev 1.1
Date: Thursday, December 15, 2005	Sheet 10 of 16	




Daughtercard Slot #1




Daughtercard Slot #2






Daughtercard Slot #3





Daughtercard Slot #4

5 FPGA\_GCLK4P << FPGA\_GCLK4P

3 FPGA\_GCLK7P << FPGA\_GCLK7P






**CY7C1370D-BG119**

CEN# is asynch clock enable  
CE1#/2/2# are redundant chip selects

LBO/SLEEP shouldn't change during operation.  
Pulled low here to prevent floating during FPGA config.


**CY7C1370D-BG119**

CEN# is asynch clock enable  
CE1#/2/2# are redundant chip selects




Rice University		
Title WARP FPGA Board		
Description SystemACE CF (FPGA Configuration)		Rev 1.1
Date: Thursday, December 15, 2005	Sheet 14 of 16	


### FPGA VCC\_INT Bypass (56 power pins)




### FPGA VCC\_AUX Bypass (28 power pins)





### Radio Boards Bypass



### FPGA VCCO\_x Bypass



Rice University		
Title WARP FPGA Board		
Description Bypass Capacitors		Rev 1.1
Date: Thursday, December 15, 2005	Sheet 15 of 16	



Digitally Controlled Impedance Reference Resistors  
 Every I/O bank has option of 50-ohm DCI

When using DCI, the Bitgen option "DCI Update Mode" should \*not\* be set to Quiet. If it is, some I/O will not function properly. See pg. 235 of the Virtex-II Pro User's Guide (DCI section of ug012.pdf) for more information

Rice University		
Title WARP FPGA Board		
Description 10/100 Ethernet PHY and DCI Resistors		Rev 1.1
Date: Thursday, December 15, 2005	Sheet 16 of 16	